github

Made bySaurav Hathi

CSE - Practice Test -67

Q1:

 ______________ leads to concurrency.
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q2:

What are different parallel programming model?
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q3:

A Von Neumann computer uses which one of the following?
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q4:

Flynn's classification is based on .........................................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q5:

Parallel algorithms are used in which of the following?
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q6:

Piplelining stategy is called as......................................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q7:

An array processor has its.................................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q8:

The situation where in the data of operands are not available is called ................................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q9:

In super-scalar processors, ________ mode of execution is used.
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q10:

Advantages of pipelining includes.............................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q11:

Which of the following architecture is not suitable for realising SIMD?
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q12:

An instruction pipeline can be implemented by the means of ......................................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q13:

If the value of V(X) Of the target of parent is contained in the address field itself the addressing mode is.........................................

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q14:

The array processor architecture is an example of......................................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q15:

In shared bus architecture, the required processor(s) to perform a bus cycle, for fetching data or instructions is............................................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q16:

A multiprocessor operating system should perform....................................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q17:

The alternative design technique consists of multiprocessors having physically distributed memory, called
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q18:

The rate at which the problem size needs to be increased to maintain efficiency...............................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q19:

A pipeline is Like a ...........................................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q20:

Pipeline implement ...............................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q21:

In the data flow diagram arrows represent which way the data goes which are called.................................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q22:

The packaged design includes all of the following except.................................

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q23:

A computer assisted method for recording and analysing of existing or hypothetical system is......................................

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q24:

The description of each function presented in a DFD is contained in.................................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q25:

The best suited model for describing relations among objects and attributes....................................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options: