github

Made bySaurav Hathi

CSE - Practice Test -68

Q1:

A type of parallelism that uses micro architectural techniques.
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q2:

Several instructions execution simultaneously in ________________
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q3:

What are different levels of Handler's classification?
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q4:

Memory management on a multiprocessor must deal with 
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q5:

What are different levels of parallelism?
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q6:

What are different types of pipelining?
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q7:

 Data hazards occur when .....................
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q8:

Instruction pipelining has minimum stages 
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q9:

 The concept of pipelining is most effective in improving performance if the tasks being performed in different stages
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q10:

Instruction pipelining include which of the following stages?
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q11:

SIMD stands for __________
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q12:

CPU checks for an interrupt signals during
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q13:

What are interconnection network in parallel computing?
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q14:

Processing element in array processor consists of
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q15:

The instructions which copy information from one location to another either in the processors internal registers it or in the external main memory or called
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q16:

Execution of several activities at the same time.
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q17:

A type of parallelism that uses micro architectural techniques.
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q18:

MIPS stands for
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q19:

The measure ofEffort needed to maintain efficiency While adding processors
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q20:

A parallelism based on increasing processor word size
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q21:

In a data flow diagram and originator or receiver of the data is usually designated bye
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q22:

When desk checking an algorithm you should set up a table that contains
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q23:

Which of the following symbol is not used in data flow diagram
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q24:

Which of the following decides which system development projects to work at the first
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options:
Q25:

A data element in a record that uniquely distinguishes the record from all other records is called
 

Tags:
Kalsee_CSE
Section:
Parallel Processing
Options: